IEEE.org | IEEE Xplore Digital Library | IEEE Standards | IEEE Spectrum | More Sites

Cart (0) | Create Account | Sign In

IEEE Xplore® Digital Library

Access provided by:
The University of Akron Libraries
Sign Out

IEEE

Browse Journals & Magazines > Circuits and Systems I: Regula ...

Circuits and Systems I: Regular Papers, IEEE Transactions on

Popular | Early Access | Current Issue | Past Issues | About Journal | Submit Your Manuscript

Popular Articles (August 2014)

Includes the top 25 most frequently downloaded documents for this publication according to the most recent monthly usage statistics.

Select All Results

1. **Improved 8-Point Approximate DCT for Image and Video Compression Requiring Only 14 Additions**
   Sadhvi Potluri, U. ; Madanayake, A. ; Cintra, R.J. ; Bayer, F.M. ; Kulasekera, S. ; Edirisuriya, A.
   I © I PDF (3132 KB) I I HTML

2. **A Reconfigurable $\Delta\Sigma$ ADC With Up to 100 MHz Bandwidth Using Flash Reference Shuffling**
   Caldwell, T. ; Alldred, D. ; Zhao Li
   I © I PDF (2206 KB)

3. **Full On-Chip CMOS Low-Dropout Voltage Regulator**
   Milliken, R.J. ; Silva-Martinez, J. ; Sanchez-Sinencio, E.
   I © I PDF (1617 KB) I I HTML

4. **Characterization Techniques for High Speed Oversampled Data Converters**
   Jain, A. ; Pavan, S.
   I © I PDF (2617 KB) I I HTML

5. **Ultra-Low Power VLSI Circuit Design Demystified and Explained: A Tutorial**
   Alioto, M.
   I © I PDF (1561 KB) I I HTML

6. **Efficient Algorithm and Architecture for Elliptic Curve Cryptography for Extremely Constrained Secure Applications**
   Azarderakhsh, R. ; Jarvinen, K.U. ; Mozaffari-Kermani, M.

Sponsor
CAS

I © I PDF (2011 KB) I I HTML

7. Mismatch Characterization of Small Metal Fringe Capacitors

Tripathi, V. ; Murmann, B.

I © I PDF (1509 KB)

8. An Optimized Modified Booth Recoder for Efficient Design of the Add-Multiply Operator

Tsoumanis, K. ; Xydis, S. ; Efstathiou, C. ; Moschopoulos, N. ; Pekmestzi, K.

I © I PDF (2314 KB) I I HTML

9. A frequency compensation scheme for LDO voltage regulators

Chava, C.K. ; Silva-Martinez, J.

I © I PDF (576 KB) I I HTML

10. A 60 GHz Drain-Source Neutralized Wideband Linear Power Amplifier in 28 nm CMOS

Thyagarajan, S.V. ; Niknejad, A.M. ; Hull, C.D.

I © I PDF (2503 KB)

11. An 11 b 7 ps Resolution Two-Step Time-to-Digital Converter With 3-D Vernier Space

Yeomyung Kim ; Tae Wook Kim

I © I PDF (1904 KB)

12. Direct Synthesis of General Chebyshev Bandpass Filters in the Bandpass Domain

Fei Xiao

I © I PDF (2061 KB)

13. A 0.9-/spl mu/A Quiescent Current Output-Capacitorless LDO Regulator With Adaptive Power Transistors in 65-nm CMOS

SauSiong Chong ; Pak Kwong Chan

I © I PDF (2451 KB) I I HTML

14. Single Transistor Active Filters: What is Possible and What is Not

Elwakil, A.S. ; Maundy, B.J.

I © I PDF (2424 KB) I I HTML

15. A 14 Bit 500 MS/s CMOS DAC Using Complementary Switched Current Sources and Time-Relaxed Interleaving DRRZ

Xueqing Li ; Qi Wei ; Zhen Xu ; Jianan Liu ; Hui Wang ; Huazhong Yang

I © I PDF (2626 KB)

16. A Wide-Range Level Shifter Using a Modified Wilson Current Mirror Hybrid Buffer

Shien-Chun Luo ; Ching-Ji Huang ; Yuan-Hua Chu

I © I PDF (2416 KB) I I HTML

17. A 9-Bit 150-MS/s Subrange ADC Based on SAR Architecture in 90-nm CMOS

Ying-Zu Lin ; Chun-Cheng Liu ; Guan-Ying Huang ; Ya-Ting Shyu ; Yen-Ting Liu ; Soon-Jyh Chang

I © I PDF (2203 KB) I I HTML

18. A Verilog Piecewise-Linear Analog Behavior Model for Mixed-Signal Validation

Liao, S. ; Horowitz, M.

I © I PDF (1168 KB)

19. Continuous-Time Delta-Sigma Modulator Design Using the Method of Moments

Pavan, S.

I © I PDF (1948 KB)

20. High-Throughput Turbo Decoder With Parallel Architecture for LTE Wireless Communication Standards

Shrestha, R. ; Paily, R.P.

I © I PDF (3081 KB) I I HTML

21. Synchronous Non-Volatile Logic Gate Design Based on Resistive Switching Memories

Weisheng Zhao ; Moreau, M. ; Erya Deng ; Yue Zhang ; Portal, J.-M. ; Klein, J.-O. ; Bocquet, M. ; Aziza, H. ; Deleruyelle, D. ; Muller, C. ; Querlioz, D. ; Ben Romdhane, N. ; Ravelosona, D. ; Chappert, C.

I © I PDF (3002 KB) I I HTML

22. A 10 GS/s 6 b Time-Interleaved Partially Active Flash ADC

Xiaochen Yang ; Jin Liu

I © I PDF (1692 KB)

23. Precise VLSI Architecture for AI Based 1-D/ 2-D Daub-6 Wavelet Filter Banks With Low Adder-Count

Madishetty, S.K. ; Madanayake, A. ; Cintra, R.J. ; Dimitrov, V.S.

I © I PDF (1761 KB) I I HTML

24. Efficient Parallel Turbo-Decoding for High-Throughput Wireless Systems

Roth, C. ; Belfanti, S. ; Benkeser, C. ; Qiuting Huang

I © I PDF (2482 KB) I I HTML

25. A 60-dB Gain OTA Operating at 0.25-V Power Supply in 130-nm Digital CMOS Process

Ferreira, L.H.C. ; Sonkusale, S.R.

I © I PDF (1690 KB) I I HTML

Aims & Scope

The theory, analysis, design, and practical implementations of circuits, and the application of circuit techniques to systems and to signal processing.

Meet Our Editors

Editor-in-Chief
Shanthi Pavan
Indian Institute of Technology, Madras

Further Links

Sign In I Create Account

IEEE Account
- Change Username/Password
- Update Address

Purchase Details
- Payment Options
- Order History
- Access Purchased Documents

Profile Information
- Communications Preferences
- Profession and Education
- Technical Interests

Need Help?
- **US & Canada:** +1 800 678 4333
- **Worldwide:** +1 732 981 0060
- Contact & Support

About IEEE *Xplore* | **Contact** | **Help** | **Terms of Use** | **Nondiscrimination Policy** | **Site Map** | **Privacy & Opting Out of Cookies**

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.